Advt. No.: CEP/01 **Dated: 07-07-2022**

Advertisement for the Internship

Applications are invited from the interested candidates for **Internship** positions (05) to work under the **VRITIKA** event entitled **"Electromagnetic Side-channel Attack Analysis on FPGA-based System Designs for Space Applications"** sanctioned by **Accelerate Vigyan, SERB**. The internship will be conducted through **offline mode** for duration of **four weeks**.

S. No.	Position	Area of Internship	Duration	No. of Positions
1	Intern	VLSI Design	01/08/2022- 28/08/2022 (Four weeks)	05 (Five)

Essential Qualification

- B.E./B.Tech. and pursuing M.E./M. Tech./M.S./M.S.(R)/PhD in Electronics Engineering or equivalent streams with at least 6.0 CGPA in 10 point scale or 60 percent marks in aggregate from a recognized technical university/institute as a full- time program.

Desirable Qualification

- Good academic record and experience in the relevant areas of specializations.
- Understanding of Cadence/HSPICE and other EDA tools.
- Publication(s) in recognized national/international conferences and journals of repute.

Eligibility Conditions

1. The applicants must produce a letter of authentication from their Supervisor/Head of the Department/Head of the Institute indicating their association with the institute and "No Objection Certificate (NOC)" for allowing their student to undergo internship, if selected. There is no dedicated format for the same however; it must be obtained on the institute/university letter head.
2. Students pursuing ME/M Tech and PhD are eligible to apply.

Nature of Support

- The internship will be given for meeting daily necessary expenses such as stationery, consumables, accommodation, food, etc, as per the norms of the funding agency.
- The period of the Training and Skill Internship shall be for four weeks.
- The participating students will also be eligible for TA reimbursement for their journey to the host institute from their hometown/home institute, both ways, as per the GoI norms.
- Certificate will be provided to the interns after the successful completion of the internship tenure.

Application Process

Duly filled application form along with the requested details, scanned copies of certificates, and other supporting documents including the letter of authentication should be uploaded through the online portal (https://apply.iitjammu.ac.in/#/home) latest by **15th July, 2022**. Please apply through [Contract Staff] tab on referred application portal. The applications will be screened and the candidates will be selected on merit basis. The list of selected candidates will be posted on the IIT Jammu website/notified via email latest by **15th July 2022**.

Other Important Information

1. The applicant will be responsible for the authenticity of information, other documents and photographs submitted.
2. Incomplete applications (in any sense) will not be considered for screening.
3. The Institute reserves the right to accept the application at any time and consider candidates with exceptional credentials without applications.
4. Mere possessing the prescribed qualification does not ensure the selection of candidate. The Candidates will be selected on the basis of merit and the requirements of the event.
5. Only selected candidates will be informed by email (apart from the information uploaded on the website), therefore the candidates must provide valid E-mail IDs in their applications.
6. Selected candidates will have to acknowledge and accept the internship offer through return email, failing which the waitlisted candidates may be called for the internship.
7. The last date for receiving the duly filled in application is **15th July 2022,** through an online portal.
8. For any other information/queries regarding the internship, the candidates may reach the event organizer through email as per the details given below.

Event Organizer

Dr. Ambika Prasad Shah
Department of Electrical Engineering
Indian Institute of Technology Jammu,
Jagti, P.O. Nagrota, Jammu 181221
Email: ambika.shah@iitjammu.ac.in